Ken Shirriff Profile picture
Oct 14, 2023 1 tweets 1 min read Read on X
Credits: thanks to @Siliconinsid for the die images. The wall-sized 386 photo is from Intel's 1985 annual report. Thanks to Pat Gelsinger who sent me copies of his 1985 papers on the 386. 9/9

• • •

Missing some Tweet in this thread? You can try to force a refresh
 

Keep Current with Ken Shirriff

Ken Shirriff Profile picture

Stay in touch and get notified when new unrolls are available from this author!

Read all threads

This Thread may be Removed Anytime!

PDF

Twitter may remove this content at anytime! Save it as PDF for later use!

Try unrolling a thread yourself!

how to unroll video
  1. Follow @ThreadReaderApp to mention us!

  2. From a Twitter thread mention us with a keyword "unroll"
@threadreaderapp unroll

Practice here first or read more on our help page!

More from @kenshirriff

Feb 3
The Intel 386 processor (1985) was a key step in the evolution of x86, moving to 32 bits as well as a CMOS implementation. A less visible design change is its use of standard cell logic (marked in red), building many circuits from standardized building blocks. 1/17 A die photo of the 386 processor. The standard cell regions are highlighted with red boxes. These areas have a striped appearance and are less dense than other circuitry.
The 386 was originally scheduled for 50 person-years of development time, but it fell behind schedule. The designers made a risky decision to use "automatic place and route", letting software do some layout. This worked and the chip was completed ahead of schedule. 2/17
Early chips had every transistor drawn by hand. Federico Faggin, designer of the popular Z80 processor (1976), spent three weeks drawing transistors but the last few transistors wouldn't fit so he had to erase everything and start over. The result was dense and chaotic. 3/17 Closeup die photo of the Z80 showing transistors on the silicon. They all have complex shapes.
Read 18 tweets
May 14, 2023
The Intel 8086 processor (1978) started the PC era and most desktop computers still use the x86 architecture. Its instruction set is complicated with a variety of formats. This made decoding each instruction a challenge. The Group Decode ROM was a key part. 🧵 A die photo of the Intel 80...
Most 8086 instructions are implemented in microcode, a level of instructions below the familiar machine instructions. But before microcode can run, something called the Group Decode ROM categorizes instructions according to their structure, shown as colors below. A table showing the 8068 op...
The Group Decode ROM generates 15 signals indicating how to decode the instruction. For instance, can it run without microcode? Does it have bits specifying the argument size? Is it followed by an addressing (Mod R/M) byte? Then the processor executes the instruction.
Read 8 tweets
May 12, 2023
Here's a silicon wafer for Intel's iAPX 432 processor (1981), a failed "micro-mainframe". Each rectangle on the wafer is one processor chip. But what are those five unusual rectangles? Those are test circuits... 🧵 A 4" silicon wafer, a ...
Creating chips on a silicon wafer is complicated and lots can go wrong. A few test circuits were placed on the die so Intel could check the important characteristics and make sure everything was okay. The white squares are test pads. Tiny probes contact the pads for measurements. Closeup of the test circuit...
For instance, these two test circuits were used to check the resistance of materials on the chip. The long rectangles are the regions to test and they are connected to the metal test pads. If the resistance is wrong, the manufacturing process can be adjusted. A pink rectangle attached t...A beige rectangle attached ...
Read 11 tweets
Apr 24, 2023
This Central Air Data Computer (CADC) was introduced in 1955. It computed airspeed, altitude, etc for fighter planes. But instead of a processor, it was an analog computer that used tiny gears for its computations. Let's look at how one of its modules works.🧵 The CADC is a cylindrical m...
Planes determine altitude and speed from air pressure readings. But near the speed of sound, things become very nonlinear. As fighter planes became supersonic in the 1950s, the CADC was built to compute these nonlinear functions using rotations of gears and cams. A vintage ad for the "...The air data equations. The...A closeup of the CADC showi...
The CADC needs to know the temperature for its calculations. A platinum probe outside the plane measures temperature, producing a changing resistance. But the CADC needs to rotate gears. How does the CADC convert the resistance to a rotation? That's what I'll discuss today. A closeup of the CADC showi...
Read 9 tweets
Mar 22, 2023
Soviet cosmonauts used the Globus INK to track their position above the Earth. In use from 1967 into the 21st century, the Globus is an analog computer, crammed full of tiny gears. I reverse-engineered the Globus and can explain how these gears compute the orbit. 🧵 The Globus is a gray metal ...With the cover off, the com...
The key component is a differential gear assembly that adds two rotations. Three spur gears provide two inputs and an output, while the spider gear assembly spins to generate the sum. The differential in your car uses a similar principle. This diagram shows the comp...
I made this diagram to show how rotational signals travel through the Globus. The ten differentials "⨁" add signals while three cams implement complicated functions. The results turn the globe and other indicators. This diagram shows the flow...
Read 14 tweets
Mar 11, 2023
Intel introduced the 8086 microprocessor in 1978 and it still has a huge influence through the modern x86 architecture used today. This 16-bit processor contains a bunch of registers, some of them hidden. I reverse-engineered the 5-bit code that it uses to select registers. 🧵 A closeup of the 8086 die w...
Instructions for the 8086 processor specify registers through 3 bits in the opcode or following byte. This is expanded to a 5-bit code to support 16-bit registers (red), 8-bit registers (blue), segment registers (green), and special internal registers. A table showing how registe...A table showing the 5-bit c...
To provide a level of indirection, the 5-bit register specifications are held in the internal M and N registers. This closeup die photo shows how the M and N registers are implemented on the chip. A closeup of the die showin...
Read 7 tweets

Did Thread Reader help you today?

Support us! We are indie developers!


This site is made by just two indie developers on a laptop doing marketing, support and development! Read more about the story.

Become a Premium Member ($3/month or $30/year) and get exclusive features!

Become Premium

Don't want to be a Premium member but still want to support us?

Make a small donation by buying us coffee ($5) or help with server cost ($10)

Donate via Paypal

Or Donate anonymously using crypto!

Ethereum

0xfe58350B80634f60Fa6Dc149a72b4DFbc17D341E copy

Bitcoin

3ATGMxNzCUFzxpMCHL5sWSt4DVtS8UqXpi copy

Thank you for your support!

Follow Us!

:(