Sat in @ieee_isscc session 29: SRAM

1st paper: $TSM 38 Mb/mm2 N2 HD SRAM
2nd paper: $INTC 38 Mb/mm2 18A HD SRAM
3rd paper: @Mediatek 3nm TCAM
4th paper: @Synopsys 38 Mb/mm2 3nm HD SRAM

It's a battle royale.
@ieee_isscc @MediaTek @Synopsys Starting with $TSM. Here's the HD SRAM Density trend. 12% gain over N3. GAA helps a lot. Image
$TSM: The high performance HC SRAM has a density increase of 18%. 'Double pump' actually means what it means here. Benefits from DTCO Image
$TSM: Reduce bit-line sweep to reduce power. Image
$TSM: 6% better HC SRAM - at 100C / 0.9 volts Image
$TSM: 19% energy efficiency gain. This is important for AI/GPU Image
$TSM: Dual tracking scheme to improve power and perf Image
$TSM: These are the test chips. When nodes are in bringup, this is the sort of stuff they're testing. Image
$TSM: for HD SRAM 2nm, 300mV Vmin reduction in writes due to new write assist Image
$TSM for high perf, 2nm HC SRAM can enable 4.2 GHz at 1.05 volts or 4.5 GHz at 1.2 volts Image
Not for $INTC @Intel. 18A has BSPDN as well as GAA, unlike TSM. Image
@intel $INTC 18A high-density (HDC) and high-performance (HCC) SRAM have big increases. As you can see, better gate control (PD vs PG) enabled by GAA/Ribbons Image
@intel $INTC: The better gate control and transistor sizing allows for optimized Vmin (same as what we saw with TSM) Image
@intel $INTC: Powervia enables 10% better density, but electrical benefits are limited: IR droop effect not massive, only marginal improve to RC Image
@intel $INTC: solution is 'Around-the-Array' Powervia scheme. Image
@intel $INTC: Not sure how this affects density now, but here's the effect on perf in the worst case scenarios.
A is longest delay due to length,
B is biggest IR drop due to distance from PowerVia. Image
$INTC: Other density improvement due to NBL circuit design optimization - reuse backside metal for cap Image
End result - macro bit density increase to 38.1 Mb/mm2 in best case. There are a number of different options with different densities depending on use case. (Same with other foundry even if not explicitly mentioned) Image
$INTC 18A SRAM test chip. Interleaved HDC/HCC block macros Image
$INTC: Vmin improved by 100mV (HDC) and 90mV (HCC). However here's the shmoo: 5.6 GHz at 1.05 volts!

Sounds amazing - this is the 256/136 SRAM cell at 34.1 Mb/mm2 version, not full density 38.1 Mb/mm2. TSM used best case result as well (512x64 rather than 4096x64). It shows there's a tradeoff of density and performance.Image
@SquashBionic @intel Huh can't edit tweets in a stream. But you're right, I missed that. When I do proper coverage, will correct
Next up, Mediatek's TCAM. Shame it's not the highlight of the session given the strong competition - it's lower density (~5 Mb/mm2), but optimized for power for ML. @Mediatek has been on a tear by turning the knob towards efficiency, regardless of density.

Will wait until the Intel presenter finishes first and MTK starts.
@MediaTek Here's the phone I purchased based on Mediatek's presentation last year about L1 perf vs density. It was two slides in a presentation, but my mind was blown.
Had the Intel Q&A, some substantially veteran guy from Etron started bitching about the process being called 18A and what makes it 18A. The audience groaned - a waste of the *only* question the session had time for.

When an engineer meets marketing. This isn't the forum for this.
Ok, let's start with MTK. For some context - TCAM is vital for data center networks - switches and routers. Use memory that is optimized for fast-parallel lookup and rule storage. Image
MTK: TCAM is a dual 6T SRAM design with 4T-NMOS comparison circuit. Overall 16T bitcell, but same read/write as 6T-SRAM Image
MTK: Here's the architecture. Way over my head, but see if you can spot the unfortunate name in this slide. Image
MTK: Correction, that slide was the baseline architecture. Here's the new architecture optimized for DGSL. Image
MTK: 16-37% savings in power. Image
MTK: Test Chip in 3nm FF Image
MTK: Comparison to previous work. Image
Next session is @Synopsys. Looking forward to seeing how they matched N2/18A density in 3nm FinFET - arguably more impressive out of the four on the face.
@Synopsys So this paper is over my head by quite a way. It's a dual rail SRAM, so two power sources from SRAM to SoC. Important here is ERLS: Extended Range Level Shifter. Image
@Synopsys Extending SRAM density and enable logic-limited Vmin. Here we have a level shifter upgraded to ERLS and ERLS with Latch Integration. You can reduce delay with a bypass if needed.

Part of the increased density design uses NFETs which are smaller than PFETs, apparently. Image
Image
Image
Image
@Synopsys The end result is this. The VDDmin and VDDAmin lines are straight, making it easier to characterize. Image
@Synopsys Test chip. Here's where the 38 Mb/mm2 comes from. Maximum frequency seems to be 2.325 GHz at 25C. Image
That's a wrap for the session. After the break is NVM and DRAM. I'm interested in 400+ layer TLC, but also what in the world is LPDDR5-Ultra-Pro ? Image

• • •

Missing some Tweet in this thread? You can try to force a refresh
 

Keep Current with 𝐷𝑟. 𝐼𝑎𝑛 𝐶𝑢𝑡𝑟𝑒𝑠𝑠

𝐷𝑟. 𝐼𝑎𝑛 𝐶𝑢𝑡𝑟𝑒𝑠𝑠 Profile picture

Stay in touch and get notified when new unrolls are available from this author!

Read all threads

This Thread may be Removed Anytime!

PDF

Twitter may remove this content at anytime! Save it as PDF for later use!

Try unrolling a thread yourself!

how to unroll video
  1. Follow @ThreadReaderApp to mention us!

  2. From a Twitter thread mention us with a keyword "unroll"
@threadreaderapp unroll

Practice here first or read more on our help page!

More from @IanCutress

Dec 8, 2024
Short Course 1 from #iedm24 today. TSMC giving some detail about the state of the industry. Some highlights.

#1 3D Stacking is expected to go to 3 micron pitch by 2027. Image
#2 A16-based AI accelerators in 2027 with CoWoS-L and 12xHBM4. But even those 2025/2026 designs look cool - six compute die, 12xHBM3e. Next gen MI400 from AMD maybe? Image
#3 WiFi 8 to show life in 2027/2028. WiFi 8 at 10 Gbps may need as much as 30 TOPs and TSMC N4 to achieve peak perf. Could do it in N16, but big chip with lots of power.

Sucks that still so much WiFi 4 will still be being installed. Image
Image
Read 10 tweets
Oct 31, 2024
$INTC margins crater for 2024 Q3.
DCAI/NEX up, rest down 🧵

vs 23Q3
💵 Revenue $13.3b, down 6% (Guide 13b)
📈 Gross Margin 15% GAAP, down 27.5pp (Guide 34.5)
💰 Net Income -$16.6b, down from $0.3b
🪙 EPS -$3.88, down from $0.07

Outlook:
💵 Revenue $13.8b, +- $500m
📈 GM 36.5% Image
➡️Foundry $4.35b, down 8% from $4.83b
➡️DCAI $3.35b, up 9% from $3.08b
➡️CCG $7.33b, down 7% from $7.87b
➡️NEX $1.51b, up 4% from $1.45b
➡️Altera $0.41b, down 44% from $0.74b
➡️MBLY $0.48b, down 8% from $0.53b Image
Employee count, as of Sep 28, is at 124.1k - down 1200 from last quarter. Not quite the 15k announced quite yet. Image
Read 100 tweets
Oct 29, 2024
$AMD hits a record quarter for 2024 Q3. Their best ever. 🧵

💵 Revenue $6.819b, up 18% YoY
📈 Gross Margin 54%/50%, up 3pp YoY
💰 Op Income $724m, up from 224m
🪙 EPS $0.47, up 161%

Outlook:
💵 Revenue $7.5b, +- $300m
📈 GM 54% Image
Datacenter - EPYC, Instinct
➡️ Revenue $3.549b, up 122% YoY from $1.598b
➡️ Operating Income $1.041b, up from $0.306b
➡️ Operating Margin 29% , up from 19% YoY

Launched Turin, MI325X. Strong cloud pickup on MI300X, announced the acquisition of ZT Systems.
Client - Ryzen, Ryzen AI
➡️Revenue $1.881b, up 29% YoY from $1.453b
➡️Operating Income is $276m, up from $140m YoY
➡️Operating Margin is 15%, up from 10% YoY

New Ryzen AI 300 mobile devices, ramped Ryzen 9000 desktop, X3D due 7th Nov.
Read 94 tweets
Jun 4, 2024
Another keynote at #computex: this time @intel CEO @PGelsinger will take the stage. A 🧵 Image
Will start in a few. But here are some @intel partners Image
@intel Drummin'
Read 48 tweets
Feb 21, 2024
Here at the @intel #ifs direct connect event. Keynote time! Image
Pat to the stage. He's been CEO for 3 years now Image
Restore the company noyce and Moore built. Time to rebuild western manufacturing. Today is a day in that mission. Image
Read 64 tweets
Dec 4, 2023
We need more storage. Let's ask ChatGPT and DALL-E to make the highest capacity hard drive even higher in capacity.

Stage 1. Fairly mundane. Image
Stage 2. Looks a little more steampunk. Image
Stage 3: This one has a built in wifi-card and flash. It even has the CE mark now, look. Image
Read 10 tweets

Did Thread Reader help you today?

Support us! We are indie developers!


This site is made by just two indie developers on a laptop doing marketing, support and development! Read more about the story.

Become a Premium Member ($3/month or $30/year) and get exclusive features!

Become Premium

Don't want to be a Premium member but still want to support us?

Make a small donation by buying us coffee ($5) or help with server cost ($10)

Donate via Paypal

Or Donate anonymously using crypto!

Ethereum

0xfe58350B80634f60Fa6Dc149a72b4DFbc17D341E copy

Bitcoin

3ATGMxNzCUFzxpMCHL5sWSt4DVtS8UqXpi copy

Thank you for your support!

Follow Us!

:(