SemiAnalysis Profile picture
Oct 26 11 tweets 7 min read Read on X
Etching is a process used to remove material from the wafer surface to meet the design requirements of an integrated circuit (IC).
There are two types of etching: one is patterning etching, which removes material in specified areas, such as transferring patterns from a photoresist or hard mask layer onto the substrate film. Another type is blanket etching, which removes the entire surface film to meet process requirements, for example, backside wafer etching. (1/11) 🧵
Etching also can be categorized into two types based on characteristics: wet etching and dry etching. Wet etching is typically performed at room temperature, requiring no additional vacuum equipment, RF systems, or gas delivery setup. The process is relatively easy to control, making the equipment significantly cheaper than that used for dry etching. Below, we will introduce each in detail. (2/11)Image
However, the chemical reaction itself has no directional preference—making wet etching inherently isotropic.
Isotropic etching means that material is removed not only vertically but also laterally, leading to an undercut effect. This undercut prevents accurate pattern transfer to the wafer and can cause line collapse in sub-3-micron processes, leading to their gradual replacement by dry (plasma) etching. (3/11)Image
Image
Common wet etching processes are applied to silicon dioxide (SiO₂), single-crystal silicon, polysilicon, silicon nitride (Si₃N₄), and various metals.

⚆ Silicon dioxide etching typically uses hydrofluoric acid (HF) diluted at 6:1 or 10:1, since a 1:1 HF mixture etches too rapidly at room temperature, making it difficult to control the rate and uniformity. A 10:1 HF solution can also be used to remove the native oxide layer on the surface of a silicon wafer.
⚆ Single-crystal silicon etching is used to form isolation regions between transistors, while polycrystalline silicon etching is used to form gate electrodes and local interconnects. It’s typically performed using a mixed solution of nitric acid (HNO₃) and HF. In this process, nitric acid oxidizes silicon into silicon dioxide, which then reacts with HF and dissolves, exposing the underlying silicon to further oxidation by nitric acid. Through repeated cycles of these reactions, silicon is gradually etched away.
⚆ Silicon nitride etching is commonly used in insulation processes. Phosphoric acid (H₃PO₄) is the typical etchant because its reaction products, silicon phosphate (Si₃(PO₄) ₄) and ammonia (NH₃)—are both soluble in water.
⚆ In metal etching, a mixture of phosphoric acid, acetic acid, and nitric acid was traditionally used for aluminum patterning processes. However, as advanced process requirements have evolved, it is now mostly used to evaluate the quality of PVD-deposited aluminum films. (4/11)Image
Interestingly, semiconductor engineers once sought to eliminate all wet processes from chip manufacturing, but the widespread adoption of CMP and CVD has made it difficult to completely remove wet processing. Because wet processes offer high selectivity, etching efficiency can also be used to evaluate film quality, making this another important application of wet process equipment. (5/11)Image
Dry etching uses gaseous chemical etchants to react with materials and produce volatile byproducts that can be removed from the substrate. At the same time, plasma bombardment of the wafer surface causes ion impacts that not only physically remove surface material but also break the chemical bonds of surface atoms, significantly increasing etching efficiency. (6/11)Image
Process:
⚆The etching gas is first introduced into a vacuum reaction chamber
⚆After pressure stabilization, an RF discharge generates plasma
⚆Some etchant molecules are decomposed by high-energy electron collisions, producing reactive free radicals.
⚆These radicals diffuse through the boundary layer to the wafer surface and are adsorbed
⚆Under ion bombardment, the radicals quickly react with surface atoms to form gaseous byproducts, which detach from the wafer surface, diffuse back through the boundary layer, and are eventually exhausted from the chamber. (7/11)Image
Next, we will introduce process control in etching:
⚆ Etch rate, which measures how quickly material is removed during etching. It is calculated as: Etch Rate = (Initial Thickness−Final Thickness)​/ Etching Time
⚆ Uniformity is a key parameter to ensure consistent etch rates and high repeatability across the entire wafer. It is determined by measuring the etch rates at multiple predefined points on the wafer and calculating their variation.
⚆ Etch selectivity refers to the ratio and difference in etch rates among the photoresist, films, and substrate during the etching process. Selectivity = Etch Rate1/Etch Rate2 (8/11)Image
⚆Etch profile/outline is one of the most critical characteristics, as it directly affects subsequent deposition processes. The shape of the profile varies depending on the process, but the ideal form is vertical, since it ensures that the pattern defined in the photoresist is fully transferred without critical dimension (CD) loss.
⚆Over-etching occurs because etch rates and film thicknesses vary across the wafer, often leaving some areas where the film has not been completely removed. The additional etching step used to eliminate these remaining films is called over-etching.
⚆Residue refers to unwanted material that may remain on the sidewalls or wafer surface after etching. Such residue often results from incomplete over-etching caused by the wafer’s complex surface topology.(9/11)Image
Another worth mentioned topic is Atomic Layer Etching (ALE) refers to a process that removes material with atomic-level precision, typically at an average rate of about 0.1 nm/min.
There are two types of ALE processes — ions-first and ions-last — depending on whether ions are introduced in the first or last step.
Ions-last: Plasma such as Cl₂, O₂, or CHF₃ (depending on the substrate) is introduced into the reaction chamber first. The plasma reacts with the surface, forming bonds with the layer in a process called adsorption. Like ALD, this reaction is self-limiting, stopping once the entire surface is occupied. Next, Nitrogen or Argon are used to purge unreacted species. Finally, ions (e.g., Ar⁺) bombard the surface to remove the reacted layer in a step known as desorption.
Ions-first: Ions are introduced first and implanted into the surface through diffusion or heating. Plasma is then introduced to remove the modified surface layers.(10/11)Image
In the etch equipment market, Lam holds the leading position, followed by TEL and AMAT. As mentioned earlier, wet process tools are relatively simple, and with rising cleanliness requirements across advanced nodes, several Taiwanese companies—GPTC, Scientech, SHT and GPM—have entered the competition. (11/11)Image

• • •

Missing some Tweet in this thread? You can try to force a refresh
 

Keep Current with SemiAnalysis

SemiAnalysis Profile picture

Stay in touch and get notified when new unrolls are available from this author!

Read all threads

This Thread may be Removed Anytime!

PDF

Twitter may remove this content at anytime! Save it as PDF for later use!

Try unrolling a thread yourself!

how to unroll video
  1. Follow @ThreadReaderApp to mention us!

  2. From a Twitter thread mention us with a keyword "unroll"
@threadreaderapp unroll

Practice here first or read more on our help page!

More from @SemiAnalysis_

Oct 18
AWS believes that their custom K2v5/6 NIC with their in house EFA protocol has better perf than NVIDIA ConnectX-7/8 NICs but due to how increasingly how tightly integrated NVIDIA racks are, it becomes increasingly difficult for hyperscalers to use their own NICs. This is what led to AWS GB300 NVL72 to disaggregate  their NICs from the compute tray into an NIC only sidecar called "JBOK". Below we breakdown the decisions and constraints that led to this design. 👇1\N 🧵Image
For GB200, AWS only supported GB200 NVL36x2 and NVL36 which allowed up to 72 GPUs per NVLink domain while allowing each rack to be 66kW power & 2U compute trays by connecting 2 NVL36 with NVLink ACC cables. As many GCP & AWS customers have noticed, NVIDIA's driver & physical engineering support for NVL36x2 has been lackluster and way more bugs than their standalone NVL72 design. Although AWS markets their NVL36x2 as "NVL72", it is not topologically equivalent to an actual NVL72. 2/N🧵Image
The reason AWS GB200 wasn't able to do acutal NVL72 and had to do NVL36x2 & NVL36 was due to their need to fill 9 200GbE K2V5 NICs (8 EFA backend + 1 ENA/EBS frontend) per compute tray and that requires having an 2U compute tray. Only NVL36x2 & NVL36 supports 2U compute tray. NVL72 compute tray only supports 1U compute tray. 3/N 🧵Image
Read 7 tweets
Oct 9
China’s State Council on October 9 approved Order No. 61 of 2025, announcing export controls on certain overseas rare-earth items. This marks the fourth round of rare-earth export restriction efforts; the previous round was on April 8.
(1/8)🧵 Image
China’s new rare earth export controls focus on two key points:
⚆ Products containing Samarium (Sm), Dysprosium (Dy), or Gadolinium (Gd) originating from China that account for 0.1% or more of the item’s value must obtain a dual-use export license.
⚆ Rare earth materials are not permitted for military use.
⚆ Exports related to the R&D or production of sub-14 nm logic chips, 256-layer-plus memory chips, semiconductor equipment, or AI with potential military use, which will now require case-by-case approval.
(2/8)Image
When people hear the term “rare earth,” they often assuming these elements are hard to find. However, rare earth elements are not scarce on Earth. The real challenge is that they are usually mixed with other minerals. This makes extraction and refining difficult and expensive. Therefore, rare earth metals are not “rare”—they are simply “hard to obtain.”
(3/8)
Read 8 tweets
Oct 8
Looking closer at the Intel – NVIDIA partnership shows no vote of confidence in Intel Foundry! The deal primarily drives demand in Intel Products, with minimal NVIDIA IP fabbed on Intel nodes. While the deal is negative for ARM in datacenter and AMD in PC, Intel Foundry does not gain external revenue either. (1/9) 🧵Image
On datacenter chips: Intel will sell x86 CPUs to NVIDIA. NVIDIA will integrate them into superchips (such as the Grace Blackwell superchip board shown) and sold in rackscale NVL72 systems. Superchip means this is an alternative to Grace/Vera for enterprise customers who have to rely on x86. (2/9)Image
Intel CPUs will thus use NVLink C2C for NVIDIA GPU attach. This is not NVLink Fusion as NVLink is the scaleup network that remains as a GPU-to-GPU interconnect. NVLink C2C IP can be integrated into a customized INTC IO Die fabbed by Intel Foundry, or it could be a TSMC C2C chiplet with a die-to-die link to an Intel IO die (similar to the C2C IO die on Rubin GPU). (3/9)
Read 9 tweets
Oct 8
At COMPUTEX this May, NVIDIA announced plans to establish its Constellation headquarters in Taiwan. However, the project now faces uncertainty. (1/7)🧵 Image
The proposed site for the Taiwan HQ was the T17 and T18 plots in the Beitou-Shilin Technology Park. NVIDIA had signed a Memorandum of Understanding (MOU) with Shin Kong Life Insurance, a Taiwanese company with total assets exceeding USD 100 billion, but the MOU expired on September 30 and is no longer valid. (2/7)
The key obstacles are as follows:
1. Shin Kong Life completed the registration of building rights for the T17 and T18 plots in February 2022, securing a 50-year leasehold. (3/7) Image
Read 7 tweets
Oct 7
Physical vapor deposition (PVD) is a deposition process that uses heat or sputtering to vaporizes solid materials through heating or sputtering, and the resulting vapor condenses on the substrate surface to form a solid thin film. PVD plays a critical role in semiconductor metallization processes.
PVD films generally provide higher deposition quality, lower impurity concentration, and lower resistivity, while CVD films typically offer better step coverage.
The cost of PVD is generally lower than CVD, because PVD operates under milder process conditions (around 200–500 °C) and requires relatively simple equipment. In contrast, CVD requires high-temperature environments and more complex reaction control, resulting in higher equipment and process costs.
(1/5) 🧵Image
The PVD process typically uses two methods: evaporation and sputtering, with sputtering being the primary technique. This is because sputtering can deposit metal films with high purity and low resistivity, while also providing good uniformity and reliability.
Evaporation
In the early days of IC manufacturing, when aluminum was the only metal used for metallization, thermal evaporation was widely adopted for depositing aluminum films. However, since this process could affect transistors and circuits, it was later replaced by the more familiar electron-beam evaporation.
As shown in the figure, the process must be carried out in a vacuum environment of about 10^-6 Torr to reduce water and oxygen content, thereby preventing the formation of high-resistivity aluminum oxide from reactions with aluminum. A tungsten filament is heated by passing current through it, melting the aluminum and eventually vaporizing it. When the aluminum vapor reaches the wafer surface at the top, it condenses to form an aluminum thin film.
However, filament heating can contaminate the deposited aluminum film with sodium. Even trace amounts of sodium are enough to shift transistor threshold voltages and compromise reliability. As a result, this method is now rarely used outside of academic research institutions.
(2/5)Image
E-Beam Evaporation
As shown in the figure, an electron beam generated by a thermionic filament and guided by a magnetic field is directed onto the metal source material placed in a water-cooled holder, heating it until it vaporizes. During the evaporation process, since the edges of the metal source remain solid, contamination from the holder (such as C or SiC) is minimized.
To improve film uniformity and step coverage, a rotating wafer loading system was later introduced. However, due to X-ray radiation generated by high-energy electrons striking the metal, which can damage devices, e-beam evaporation is no longer used in advanced metallization processes.
(3/5)Image
Read 5 tweets
Oct 3
Chemical vapor deposition (CVD) is a process that uses gaseous chemical precursors to undergo chemical reactions on the wafer surface, depositing a solid material as a thin film layer. It is widely utilized across the semiconductor and materials industries for depositing a diverse range of functional films, including:
⚆ Polycrystalline and Epitaxial Silicon Deposition
⚆ Dielectric Deposition: forming various insulating layers, such as oxides, oxynitrides, and low-k dielectrics.
⚆ Conductor Deposition: key metallic and conductive films, including W (Tungsten), Ti (Titanium), and Cu (Copper).
(1/6) 🧵Image
These steps are crucial for controlling the film's properties and uniformity.
⚆ Reactant Delivery: Gaseous precursors are introduced into the reaction chamber, typically mixed with an inert carrier gas (like Ar or N), to ensure uniform flow dynamics and deposition.
⚆ Diffusion to the Substrate: The reactants diffuse through the boundary layer and approach the substrate surface.
⚆ Surface Adsorption: The gaseous precursors are then adsorbed (physically or chemically bonded) onto the heated surface of the substrate.
⚆ Surface Migration: The adsorbed raw materials migrate (move around) on the substrate surface.
(2/6)
⚆ Chemical Reaction (Film Formation): On the substrate surface, the gaseous precursors undergo a chemical reaction (such as decomposition, reduction, or polymerization), which generates the desired deposit (the solid film material).
⚆ Nucleation of Solid Product: Solid product nuclei (initial crystal seeds) are formed on the substrate surface.
⚆ Island-like structure Growth: The nuclei grow into island-like structure.
⚆ Coalescence into a Film: The islands coalesce (merge) to form a continuous thin film.
⚆ Product Desorption and Exhaust: By-products from the surface reaction are desorbed from the substrate surface and removed from the chamber.
Simultaneously, new precursor gases can be introduced to allow for continuous deposition.
(3/6)Image
Read 6 tweets

Did Thread Reader help you today?

Support us! We are indie developers!


This site is made by just two indie developers on a laptop doing marketing, support and development! Read more about the story.

Become a Premium Member ($3/month or $30/year) and get exclusive features!

Become Premium

Don't want to be a Premium member but still want to support us?

Make a small donation by buying us coffee ($5) or help with server cost ($10)

Donate via Paypal

Or Donate anonymously using crypto!

Ethereum

0xfe58350B80634f60Fa6Dc149a72b4DFbc17D341E copy

Bitcoin

3ATGMxNzCUFzxpMCHL5sWSt4DVtS8UqXpi copy

Thank you for your support!

Follow Us!

:(