How to get URL link on X (Twitter) App


The Danes had this change in policy months ago. Other EU nations quickly followed. Australia finally updated their guidelines, no longer recommend vaccines for <30 yr old.
https://twitter.com/nerdtechgasm/status/1588317761373372418They look the path of least xtors.. not surprised at all tbh given their focus on density & GCD size.

https://twitter.com/XpeaGPU/status/1588785750728142849When you give devs extra compute & raster perf, they will surely take advantage of it.
https://twitter.com/XpeaGPU/status/1588372772962521088The only justification for tensor and XMX on gaming GPU thus far is upscaling.
https://twitter.com/DannyzReviews/status/1521306094651461632This cadence works better for AMD, where margins on Zen 4 chiplets to consumer & enterprise market will be very high. Front load Zen 4. Then bring to market bigger RDNA3 in 2023.
https://twitter.com/nerdtechgasm/status/1514594028855398401
This can be really nice for someone even on 1st gen Ryzen with DDR4 3200. They plug in 5800X3D and get a huge perf upgrade without their older memory bottlenecking perf.
https://twitter.com/3DCenter_org/status/1510331480827904002Generally, PC original games tend to run much better on NVIDIA GPUs on release.
https://twitter.com/Radeon/status/1509673301081309192To be fair, the good results here in gaming perf, comes at the expense of an inferior media engine and lack of advanced AI/ML blocks on the Radeon design.
https://twitter.com/nerdtechgasm/status/1509317843099459584Much more beneficial, to increase XeSS adoption first, with DP4a incentivizing studios to reach broader audience. Then update library later, add XMX path, for added perf on ARC.
If anything this makes the iGPU on AMD look good, considering it shares system memory for similar perf.https://twitter.com/Sebasti66855537/status/1509024877277241346Intel's ARC RT presentation covered some of the optimization principles.
https://twitter.com/nerdtechgasm/status/1506944927116455943
https://twitter.com/3DCenter_org/status/1402492149875286023At which point it's more advantageous to just expand number of SM/CUs. Kepler -> Maxwell -> Turing etc went from higher ALUs per SM to 64. Its only Ampere where FP32 is doubled, but its really a datacenter compute focused design.
https://twitter.com/TechEpiphany/status/1373212790761078785Why test & optimize for Intel GPU architecture & driver stack when almost nobody is going to be AAA gaming on an iGPU? It cannot justify the time & manpower investment. Even some of the PC exclusive engines are poorly optimized for AMD due to low marketshare!