RDNA2...
More details: freepatentsonline.com/20200250787.pdf
![](https://pbs.twimg.com/media/Efb7mx0WkAIVxhi.png)
![](https://pbs.twimg.com/media/Efb7mxzXsAArCr9.png)
![](https://pbs.twimg.com/media/Efb7mx1WAAE0MrW.png)
![](https://pbs.twimg.com/media/Efb7mx4XYAIMMKi.png)
Efficient bitrate control of video compression for VR
More details: freepatentsonline.com/20200252611.pdf
![](https://pbs.twimg.com/media/Efb8-v9WoAAFhwe.png)
![](https://pbs.twimg.com/media/Efb8-v_WoAAXZqM.png)
![](https://pbs.twimg.com/media/Efb8-v_WkAAsHQt.png)
![](https://pbs.twimg.com/media/Efb8-wBXoAAlQAo.png)
More details: freepatentsonline.com/20180374853.pdf
![](https://pbs.twimg.com/media/EfcAWm8XoAA_vgi.png)
![](https://pbs.twimg.com/media/EfcAWm8XgAEoMWJ.png)
![](https://pbs.twimg.com/media/EfcAWm8XsAAn6bY.png)
"A technique for efficient time-division of resources in a virtualized GPUs"
More details: freepatentsonline.com/20190004839.pdf
![](https://pbs.twimg.com/media/EfcBxW5WAAAIHz3.png)
![](https://pbs.twimg.com/media/EfcBxW5WkAMgz4O.png)
![](https://pbs.twimg.com/media/EfcBxW6XgAAiBdN.png)
An enhanced dynamic uncore DVFS system is coming...
More details: freepatentsonline.com/20200153757.pdf
![](https://pbs.twimg.com/media/Efc7z0BXgAE-GT2.png)
![](https://pbs.twimg.com/media/Efc7zzoWAAEv2xn.png)
![](https://pbs.twimg.com/media/Efc7zzsX0AEanIg.png)
![](https://pbs.twimg.com/media/Efc7zzsXkAAw7cn.png)
"A method to enhance perf and perf-per-watt of DNNs by determining error values of samples within an input volume that is provided to the DNN during an epoch."
More details: freepatentsonline.com/20200151573.pdf
![](https://pbs.twimg.com/media/EfcTVAwX0AAmDYn.png)
![](https://pbs.twimg.com/media/EfcTVAxXoAA_KWx.png)
![](https://pbs.twimg.com/media/EfcTVAyWsAA-ZZF.png)
![](https://pbs.twimg.com/media/EfcTVA1X0AEYMEh.png)
"A system that performs training operations for a neural network using analog circuit element functional block (eg. phase-change elements, memristors...)"
More details: freepatentsonline.com/20200151572.pdf
![](https://pbs.twimg.com/media/EfcUtEwXYAEVpes.png)
![](https://pbs.twimg.com/media/EfcUtEyXsAEfRpV.png)
A method for prefetching target data for a lock-prefixed operations...
More details: freepatentsonline.com/20200151100.pdf
![](https://pbs.twimg.com/media/EfcapP8XoAAmcXD.png)
![](https://pbs.twimg.com/media/EfcapP9XsAQptNe.png)
![](https://pbs.twimg.com/media/EfcapP-XgAA5hms.png)
![](https://pbs.twimg.com/media/EfcapP8WoAEsIUH.png)
Improving system performance by conducting reuse of mini-batches and reducing CPU-to-GPU communication.
More details: freepatentsonline.com/20200151510.pdf
![](https://pbs.twimg.com/media/EfcdZPyXkAQhax4.png)
![](https://pbs.twimg.com/media/EfcdZPyXgAIzozj.png)
![](https://pbs.twimg.com/media/EfcdZP1XkAAnZxp.png)
![](https://pbs.twimg.com/media/EfcdZP2X0AAzOav.png)
A long-awaited wakeup latency solution patent for Zen3...
More details: freepatentsonline.com/10656696.pdf
![](https://pbs.twimg.com/media/EfceyBqWoAAQBq3.png)
![](https://pbs.twimg.com/media/EfceyBrX0AEs_QQ.png)
![](https://pbs.twimg.com/media/EfceyBrXsAIYbRs.png)
![](https://pbs.twimg.com/media/EfceyBrXoAEdtoB.png)
Configurable IHS for liquid cooling...
More details: freepatentsonline.com/20200161215.pdf
![](https://pbs.twimg.com/media/EfcpcazX0AA2suc.png)
![](https://pbs.twimg.com/media/Efcpca0WoAEgKV0.png)
![](https://pbs.twimg.com/media/EfcpcayWsAIGz_o.png)
![](https://pbs.twimg.com/media/Efcpca0WoAAE1W4.png)
Methods for performing debug operations via a secure coprocessor which implements the page table walk without incurring multiple round-trip communication delays...
More details: freepatentsonline.com/20200158778.pdf
![](https://pbs.twimg.com/media/Efcqqn8XsAEAksR.png)
![](https://pbs.twimg.com/media/Efcqqn8XoAMcKcD.png)
![](https://pbs.twimg.com/media/Efcqqn9XYAA1h3h.png)
![](https://pbs.twimg.com/media/Efcqqn9XsAICyuA.png)
"This family of instructions optimizes processor performance for dynamic sparsity that is encountered during DNN training and inference."
More details: freepatentsonline.com/20200159529.pdf
![](https://pbs.twimg.com/media/EfcszK4XgAA5Cz_.png)
![](https://pbs.twimg.com/media/EfcszK6WkAAcvwG.png)
![](https://pbs.twimg.com/media/Efcs1VCWsAAVjTD.png)
![](https://pbs.twimg.com/media/Efcs1VCWoAALJRI.png)
"Techniques to improve intra-wavefront data exchange by determining what pattern of data exchange is represented before matching with HW-accelerated exchange patterns."
More details: freepatentsonline.com/10664285.pdf
![](https://pbs.twimg.com/media/EfcwKKfXoAApFUP.png)
![](https://pbs.twimg.com/media/EfcwKKeXgAAbY_q.png)
![](https://pbs.twimg.com/media/EfcwKKeXYAEH_8R.png)
![](https://pbs.twimg.com/media/EfcwKKgXsAEqA73.png)
"Techniques for adjusting a cache replacement priority based on evictions of entries mapping virtual-to-physical address translations from a TLB."
More details: freepatentsonline.com/20200242049.pdf
![](https://pbs.twimg.com/media/EfczBZuXgAEOBLf.png)
![](https://pbs.twimg.com/media/EfczBZxWoAABgbd.png)
![](https://pbs.twimg.com/media/EfczBZyWoAAs6UX.png)
![](https://pbs.twimg.com/media/EfczBZ1XsAERfOT.png)
More details: freepatentsonline.com/10719441.pdf
![](https://pbs.twimg.com/media/Efc2PX5XsAIp2-2.png)
![](https://pbs.twimg.com/media/Efc2PX5WsAABDzk.png)
![](https://pbs.twimg.com/media/Efc2PX8WoAAc_Dj.png)
![](https://pbs.twimg.com/media/Efc2PX7XkAIaSVH.png)
More details: freepatentsonline.com/20200167999.pdf
![](https://pbs.twimg.com/media/Efc4x0tWAAE8XR_.png)
![](https://pbs.twimg.com/media/Efc4x0sXYAIQDGT.png)
![](https://pbs.twimg.com/media/Efc4x0vWoAEoeEn.png)
![](https://pbs.twimg.com/media/Efc4x0vXsAErMsq.png)