Laxer3A Profile picture
Jun 15, 2017 3 tweets 1 min read Read on X
When activate IRQ on Zedboard with custom IRQ => Data Abort IRQ with Xilinx network code... Nice !!! #FPGA #HateShitLikeThat
Shit like that EVERYDAY !!! It gets REALLY TIRING !!!

• • •

Missing some Tweet in this thread? You can try to force a refresh
 

Keep Current with Laxer3A

Laxer3A Profile picture

Stay in touch and get notified when new unrolls are available from this author!

Read all threads

This Thread may be Removed Anytime!

PDF

Twitter may remove this content at anytime! Save it as PDF for later use!

Try unrolling a thread yourself!

how to unroll video
  1. Follow @ThreadReaderApp to mention us!

  2. From a Twitter thread mention us with a keyword "unroll"
@threadreaderapp unroll

Practice here first or read more on our help page!

More from @Laxer3A

Sep 22, 2020
PSX on FPGA, update #23:
Timer, Joystick and other things.

patreon.com/posts/41907082

#fpga #psx #MiSTerFPGA

Also, I am looking for verilog (or VHDL) dev willing to help me on the project. I think I really need support.
Please share the message, it is important.
I plan to share income from the Patreon, but only after milestones have been achieved (most of the people who helped me before did not deliver a single line of code after weeks (and in the end), I won't share in advance...)
I am looking for people interested in :
CPU:
- CPU integration (or remake)
- Integr. of GTE module into CPU.
- Integr. of Cache/Scratchpad into CPU.

Other:
- DMA / bus impl./ BIOS
- DDR debug
- CD Rom impl. (SW 90%)
- Dbug on FPGA board
- Integr. of other modules

PSX need YOU !
Read 4 tweets
Sep 15, 2020
@douane_france

Recu ce matin un colis pour mon fils de la part de mon beau pere. Valeur declaree 22500 yen (176 euros). J'ai du payer un cheque de 69 euros sinon @ChronopostFr repartait avec notre colis.

39% de taxe vs 0% que j'aurais du paye, ca ne vous dit rien ?
Dessus du colis : declaree en GIFT bien sur. Image
J'ai envoye un mail a Chronopost pour voir a ce que mon cheque ne soit pas encaisse. Mais vu que on vis dans un monde ou il faut deballer le linge en public pour que les choses avance. Voila, je met ma pierre a l'edifice.

Oui, je suis bien enerve de payer 70 euro pour un polo.
Read 4 tweets
Sep 10, 2020
While I understand the need for mod and kits to be produced in small quantities, I don't understand the concept of limited batch when they sell in just a few minutes.

I hope the people making those will at least continue to produce those kits, and at some point 1/n
saturate the customer need and that anybody can get one.

The fiasco of the Analogue Pocket was a good example of such policy.

I got interested in the ODE things in the last few weeks only, and looked at today's sales of the GC one.

While I did not plan to buy any, 2/n
800 units sold in 4 minutes. Yes. 4 minutes.

Why not do pre-order with batch based on user quantities ?
Or do preorder period (like start at this date and stop at this date) and then produce those batches...

I am glad those projects exist, and they represent a lot of hard work.
Read 7 tweets
Jul 21, 2020
PSX on FPGA, update #16 :

GTE hardware implementation 86% complete.
Registers 100%, microcode 86%, data path and other mostly complete.

patreon.com/posts/39562211

#fpga #psx #MiSTerFPGA
PSX on FPGA, update #17 :
Now 95% done. RTPS / RTPT pass Amidog's test suite.

Remains :
- Only MVMVA instruction. (its two variants)
- Slow down instructions that takes less cycle than original timing.
- Faster DPCT (17 cycle instead of 18).
Same content but posted on Patreon :
patreon.com/posts/update-1…

#fpga #psx #MiSTerFPGA
Read 4 tweets
Jul 4, 2020
As long as the computer is not asking back the intent for any ambiguous definition, automatic code generation from natural languages are doomed.
Computer also need to define data structure AND algorithm.
"Hi, I want a link list of name and price".
Ok, can the list be empty ? Do you want fast parsing, fast insertion ? Computer should even be able to refactor and switch to different data structure based on code run.
Same with algorithm :
- Sure but what happen when data set is empty ?
- What happen in this case ?
- At that step, we overflow, what do you want to do ?
Computer could generate code from natural semantic descriptions, but each ambiguities leading to multiple specs...
Read 9 tweets
May 12, 2020
--- PSX on FPGA ---
Update #11 : New post about PSX FPGA (Visible to everybody)
I think you'll like it.

patreon.com/posts/37038491

Stay safe.

Please like / RT for project awareness as usual.
#fpga #psx #MiSTerFPGA
Seems I found my next bug !
(Sending GPU command from Avocado PSX emulator feeding my GPU)
Trying a GIF... :-)
Read 5 tweets

Did Thread Reader help you today?

Support us! We are indie developers!


This site is made by just two indie developers on a laptop doing marketing, support and development! Read more about the story.

Become a Premium Member ($3/month or $30/year) and get exclusive features!

Become Premium

Don't want to be a Premium member but still want to support us?

Make a small donation by buying us coffee ($5) or help with server cost ($10)

Donate via Paypal

Or Donate anonymously using crypto!

Ethereum

0xfe58350B80634f60Fa6Dc149a72b4DFbc17D341E copy

Bitcoin

3ATGMxNzCUFzxpMCHL5sWSt4DVtS8UqXpi copy

Thank you for your support!

Follow Us!

:(