Intel EU Announcement Webcast is starting. #tweetthread
Intel's supply chain and manufacturing in EU
'Strong partnerships in EU' Endless possibilities
...and the stream has stopped for me
Pat up front. Strategy is more than just 2 fabs
80b euros in foundry, packaging, and services. Phase 1, 17b euro leading edge megasite in germany. Expansion in Ireland with 12b
Italy, Poland, Spain.
France gets a design center and R&D Hub
80% of chips in Asia. This pan european investment addresses that balance.

EU will get the most advanced technologies
Pre-recorded segment from Von Der Leyen about EU CHIPS Act
Need to strengthen EU home-grown assets, aim for 20% of world production by 2030
EU to break 3nm node barrier with new technologies
It's not just a few big fabs, it's mobilizing the best of Europe. Fundamentals to market applications. Need a network of research institutes, production, packaging, everywhere on the content. Whole of EU approach. Massive investment.
43b euro in EU Chips Act to 2030
Intel is the first major achievement of the EU Chips Act
Using strong local partners
Create Jobs. Pave the way for more companies to follow suit
>What are the chances Intel will want it all for themselves?
EU is ready for this.

>EU has ASML, CEA-Leti, Soitec, imec, etc
>that cheesy grin
Intel is committed to taking a pivotal role in shaping the EU semi future
2 fabs in Magdeburg, 17b euro.

>SEMICONDOCTOR. I have a new title
Only 2 football fields? That's what, 20k WSPM ?
Using most advanced transistor technologies.
Work ahead to get permits and financial support

>THIS
Start making chips in 2027
7000 construction jobs
3000 Intel jobs
+ 10000s in local infrastructure
For both Intel production and Foundry services.

IFS also coming to Ireland.
Intel + Italy negotiations, 4.5b euro for 1500 intel jobs for start of the art back-end manufacturing. First of its kind in EU
Tower + STmicro have an agreement with a fab in Italy. This helps expand that.
Bringing supply chain parts together in EU.
EU is home to world class research instructions and companies. Linking investments to Intel's manufacturing plans.
R&D Hub in Plateau de Saclay, 1000 jobs.

High Perf compute and AI
Main Intel EU foundry design center in France too
Increasing lab space in Gdansk Poland by 50%.
Collab with BSC on Exascale and Zettascale. Joint labs to advance computing
Enhancing relationships
'a pan-EU initiative'
Magdeburg to become Intel's 'Silicon Junction'
> I hope he doesn't use the word Torrid here. The US definition doesn't work here.
Intel has spent 10b euros in EU suppliers. Double by 2026.

This isn't just investment, this sounds mostly like purchasing.
Supporting EUs green targets. 100% renewable energy targets, zero landfill, net zero water use.
Ireland is doubling fab space for use with Intel 4
In terms of partner videos in the partner video segment, we had imec only. The rest were lots of politicians. I'm surprised they could only get imec on camera...
'Together we are building history'

Pat looks down at the camera
...and that's it.

🇩🇪 €17b in Magdeburg ,
🇮🇪 €12b in Ireland ,
🇫🇷 New R&D center and IFS center in France
🇮🇹 Talks with Italy + Tower + STmicro
🇵🇱 Expanding Polish design centers
🇪🇸 Exa/Zetta with Barcelona Supercomputer
💰 €80b investment by 2030
💰 EU Chips Act is €43b

• • •

Missing some Tweet in this thread? You can try to force a refresh
 

Keep Current with 𝐷𝑟. 𝐼𝑎𝑛 𝐶𝑢𝑡𝑟𝑒𝑠𝑠

𝐷𝑟. 𝐼𝑎𝑛 𝐶𝑢𝑡𝑟𝑒𝑠𝑠 Profile picture

Stay in touch and get notified when new unrolls are available from this author!

Read all threads

This Thread may be Removed Anytime!

PDF

Twitter may remove this content at anytime! Save it as PDF for later use!

Try unrolling a thread yourself!

how to unroll video
  1. Follow @ThreadReaderApp to mention us!

  2. From a Twitter thread mention us with a keyword "unroll"
@threadreaderapp unroll

Practice here first or read more on our help page!

More from @IanCutress

Mar 13
Story time! So yesterday a courier dropped off a package which was meant for next door. I accepted it, put it in the hallway, and notice it had the massive logo from my previous employer, Future. I thought it was odd, but I messaged my neighbour to collect it when they're in /1
2/ Neighbour comes over later today, I mention I left the company two weeks ago, and she says that she's just left the company too! The box was to put all the computer hardware in and send back. Turns out the company she worked for had been acquired by Future back in November
3/ So technically my neighbour and I worked at the same company for 4 months without realising. She had left because they cut the team from 12 down to 4, but also increased the workload. Found a better offer elsewhere.
Read 5 tweets
Mar 8
M1 Ultra Image
cor Image
Die to die 'ultrafusion'

Users silicon interposer. Twice the density of anything in the industry.

10000 links, 2.5 TB/s
4x bandwdith of leading edge Image
Read 42 tweets
Feb 17
#IntelInvestorMeeting Thread - keynote presentations

I think someone exported this starting video at 720p.
Looks like it's an actual event with people on site.
People were invited. One day, perhaps.
Read 118 tweets
Feb 15
Intel's call on Tower Semi acquisition is starting. #thread $INTC $TSEM @intel
Gelsinger
Thakur
+ CEO Tower on the call
Interesting to see what will be said. Intel Financial day in a couple of days here
Read 42 tweets
Jan 18
The annual @ieee_isscc #ISSCC22 conference is coming up next month and the presentation list is now live. Here are some of the talks I'm really looking forward to.

submissions.mirasmart.com/ISSCC2022/PDF/…

Session 2 is all CPUs, hoping to see if Intel says more about PVC and SPR 1/x
2/ This one is a bit out of left field. Intel is going to talk about ultra-low-voltage Bitcoin ASICs. The DS1 in this talk means there's going to be a demo of it (perhaps more than simulation work?)
3/ @tenstorrent is going to talk more about Wormhole, it's 3rd generation big 700mm2+ chip. Uses GDDR6 and 16 x 100 GbE for scale out - you can connect as many chips together in a 2D array to create the AI training chip you need with predicable on-chip/off-chip latency
Read 6 tweets
Nov 16, 2021
Looking at the two new Sunway papers up for the Gordon Bell. None of them are Exaflop on FP64, for clarification.

The Quantum paper showcases 1.2EF using FP32, 4.4EF using mixed, on 41.9M cores. No FP64.

The nuclear paper showcases 298PF using FP64 on 40.4M cores.
It's worth noting that the definition of 'core' is being stretched here. Each chip is listed as having 390 cores - that's 6 groups of (8x8 compute elements + 1 management element). The management element has 512-bit SIMD, unclear what the compute elements can do with vectors
I suspect the management element also acts as the front-end for the compute elements in compute element-only mode.

So what we're really counting here is just execution ports that aren't AGUs or L/S
Read 6 tweets

Did Thread Reader help you today?

Support us! We are indie developers!


This site is made by just two indie developers on a laptop doing marketing, support and development! Read more about the story.

Become a Premium Member ($3/month or $30/year) and get exclusive features!

Become Premium

Don't want to be a Premium member but still want to support us?

Make a small donation by buying us coffee ($5) or help with server cost ($10)

Donate via Paypal

Or Donate anonymously using crypto!

Ethereum

0xfe58350B80634f60Fa6Dc149a72b4DFbc17D341E copy

Bitcoin

3ATGMxNzCUFzxpMCHL5sWSt4DVtS8UqXpi copy

Thank you for your support!

Follow Us on Twitter!

:(